ABSTRACT Vertically stacked nanowire field effect transistors currently dominate the race to become mainstream devices for 7-nm CMOS technology node. However, these devices are likely to suffer from the issue of nanowire stack position dependent drain current. In this paper, we show that the nanowire located at the bottom of the stack is farthest away from the source/drain silicide contacts and suffers from higher series resistance as compared to the nanowires that are higher up in the stack. It is found that upscaling the diameter of lower nanowires with respect to the upper nanowires improved uniformity of the current in each nanowire, but with the drawback of threshold voltage reduction. We propose to increase source/drain trench silicide depth as a more promising solution to this problem over the nanowire diameter scaling, without compromising on power or performance of these devices.
I. INTRODUCTION
FinFET devices have driven continued CMOS scaling beyond 22-nm technology node due to improved electrostatics [1] , [2] . But scaling down to 7-nm node with a FinFET architecture will be a challenge due to short channel control and drive current requirements [3] . The nanowire field effect transistor (NWFET) structure is a strong candidate to continue scaling at 7-nm technology node due to its superior electrostatic control of the channel by the gateall-around (GAA) geometry over that of FinFET [4] - [6] . In GAA structures, to achieve an acceptable current density, devices with vertically stacked nanowires (NWs) may be needed, which greatly increases process complexity [7] - [10] . In stacked NWFETs using trench silicidation for contact to active silicon (CA), vertical distance between NW and CA is dependent on the position of the particular NW in the stack. Due to this, vertical position of the NW in the stack is critical as it impacts series resistance [11] , [12] . NWs that are vertically far from CA suffer from higher series resistance and cause degradation in drain current of the device. In this work, we report on this series resistance based issue that is faced primarily due to NWFET architecture and may cause a reliability concern for these devices. In addition to FinFETlike design parameters such as number of fins, number of stacked nanowires (NNW) in a NWFET is an important parameter that controls the effective width of the device. We propose two novel approaches for NWFETs which can fix the series resistance problem.
II. DEVICE FABRICATION AND SIMULATION
This work has been performed using Sentaurus TCAD [13] . A silicon on insulator (SOI) NWFET structure is defined using SDE process emulation tool and device simulations are performed using SDEVICE. Fig. 1 shows 3-D view of a SOI-NWFET with three vertically stacked NWs. To increase simulation accuracy, we have calibrated 3D-TCAD models with a 10-nm bulk FinFET reference device in both linear and saturation regions of operation. Current versus voltage characteristics for different biasing conditions are obtained using Cascade MicroTech manual probe station and Agilent B1500A parameter analyzer. A standardized flow is used for calibration of TCAD models with measured data and recommended parameters have been tuned at each step [14] . We have simulated these devices using Poisson's equation, hydrodynamic transport models, and the density gradient approximation, which accounts for quantum confinement effects. It can be seen from Fig. 2 that our simulations match well with the reference NFET and PFET devices, which have the key device design parameters as listed in Table 1 . Calibrated TCAD model parameter values are listed in Table 2 , where 'γ ' represents quantum potential model parameter, 'C' represents phonon scattering parameter, 'δ' represents surface roughness scattering parameter, and 'vsat0' represents high-field saturation parameter.
The process flow used for fabrication of calibration reference devices is as shown in Fig. 3 [15] , [16] . Fins were defined by sidewall image transfer (SIT) using a mandrel and sidewall spacer for active width definition. After the fin formation, dummy gate and spacers were formed. Embedded source/drain (S/D) was grown epitaxially for NFET and PFET respectively. Finally, dummy gates were removed and replacement-metal-gate (RMG) with high-k dielectric (with EOT as indicated in Table 1 ) defines the gate stack. In FinFET process flow, an in-situ doped epitaxial film is used to create uniform extensions across the width and height of the fin, while ohmic contacts to S/D silicide are ensured by performing a conventional high doped drain (HDD) VOLUME 4, NO. 5, SEPTEMBER 2016 267 implant followed by RTA [17] . The HDD implant gives rise to high doping concentration in the immediate vicinity of the S/D silicide, while dopants from the in-situ doped epi-layer diffuse towards gate overlapped regions of the fin to form uniformly doped S/D extensions. Thus use of this in-situ doped epitaxial film in FinFETs gives rise to extension regions with as low series resistance contribution as conventional devices with 5-10nm per decade profile slopes.
III. RESULTS AND DISCUSSION
To illustrate the impact of positioning of the NWs in the stack, a new FET structure having a single NW is simulated as shown in Fig. 4 . The parameter "Vdist" represents the vertical distance between the top of the NW and the top of the S/D silicon. As Vdist is increased (decreased), the NW moves vertically away from (towards) the CA. In this analysis Vdist has been intentionally kept independent of the S/D silicon height. This allows us to simulate the situation for a stacked NW device as if all other NWs but the one under consideration have been pulled out from the stack. Fig. 5 shows the normalized series resistance Rodlin, calculated at a gate over-drive of 0.7V with linear drain bias, i.e., Rodlin = Vdlin/Iodlin where Vdlin = 50mV and Iodlin is defined as Idlin at Vg = (threshold voltage + over-drive voltage), as a function of Vdist for NWFETs. It can be noticed from Fig. 5 that for both devices the normalized series resistance increases with increasing Vdist. This increase in series resistance is due to an increase in the resistance in the HDD.
To justify our speculation, we varied the HDD doping concentration (NSD) between NSD = 2e20cm -3 and 1e19cm -3 and observed more significant degradation for the NSD = 1e19cm -3 case for increasing Vdist values. The corresponding trend in normalized Iodlin, calculated at the same gate over-drive of 0.7V as Fig. 5 with linear drain bias, as a function of Vdist is shown in Fig. 6 . This degradation in 
FIGURE 7.
Cross section similar to the one shown in Fig. 1 showing "Fac" and "Tsilicide".
linear drain current through the identically sized NWs with Vdist causes overall loss in total drain current of the device.
To resolve this issue of NW stack position (top, middle, bottom etc.) dependent drain current by using stack position dependent NW diameter (DNW), we have used a parameter called "Fac" which quantifies additional DNW fraction for the next lower NW with respect to the upper NW as shown in Fig. 7 . For Fac = 0, DNW of all the NWs is identical. To compensate higher series resistance for lower NW in the stack, an additional DNW fraction is used in comparison to upper NW, Fac>0. Thus at Fac = 0.1, the mid and bottom-DNW are 10% and 20% larger than top DNW. Effect of Fac on series resistance is shown in Fig. 8 , where ratio of Iodlin between top and bottom NW is plotted as a function of Fac. It can be seen from by PFETs as compared to NFETs may be attributed to the lower mobility of holes, which could lead to higher S/D sheet resistance for identical values of NSD in PFETs and NFETs used for these simulations. In digital CMOS applications, the effective current and DIBL provide realistic measure of ON and subthreshold intrinsic performance of the device. The effective current (I eff ) is defined as the average between I H and I L , where I H = I ds (V gs = V DD , V ds = 0.5V DD ) and I L = I ds (V gs = 0.5V DD , V ds = V DD ) [18] . DIBL is plotted as a function of I eff in Fig. 9 . It can be seen from Fig. 9 that NWFET devices follow a power-to-performance trade-off, primarily fixed by threshold voltage (V t ) of the device, where V t is calculated using a constant current criterion (I 0 = 300 nA × W/L for NFET and I 0 = 70 nA × W/L for PFET) [19] . V t and ratio of top to bottom nanowire for g m are plotted as a function of Fac in Fig. 10 . It can be seen from Fig. 10(a) that V t decreases with increasing Fac in both linear and saturation regions. However, due to threshold offset current ratios of Iodlin used in Fig. 8 , trends in Fig. 10(a) can not explain those in Fig. 8 . It can be seen from Fig. 10 diameter as compared to the top nanowire, linear g m ratio decreases by almost the same amount as Iodlin ratio shown in Fig. 8 . Also, we have plotted ratio of top to bottom nanowire for both total series resistance (RSD) and Rodlin as function of Fac in Fig. 11 . Here RSD = Vdlin/Idlin, Vdlin = 50mV, and Idlin is defined as Id at Vg = Vdd. Ratio of both RSD and Rodlin is increasing with Fac. An increase in RSD and Rodlin ratio with Fac means decrease in series resistance of lower nanowire as compared to that of the top nanowire. Based on these V t , g m , and series resistance trends we can infer that the current ratio shown in Fig. 8 decreases with increasing Fac due to reduction in g m ratio and increase in series resistance ratio. The decrease observed in g m ratio in Fig. 10(b) may be attributed to higher average channel mobility of carriers in nanowires with higher diameter, while series resistance is also known to have an impact on g m [20] . Since standby leakage is already a CMOS scaling concern, this approach of using Fac>0 may not be viable as it leads to device V t reduction. Another approach to resolving NW stack position dependent series resistance issue could be by adjusting thickness of the S/D trench silicide (Tsilicide). In conventional wrapped around contacts, nickel silicide forms wrapped contacts around HDDs which has shown a reduction in the S/D resistance [21] . But in wrapped around silicide contact, a salicide process is used which requires strict process control. In excessively thick Ni film deposition can result in device shorts due to excessive lateral silicide encroachment, while an insufficiently thick film may not meet the high-performance logic requirements in terms of resistivity [22] , [23] . Moreover, this process can provide wrapped around contact only for single fin structures and may not be suitable for multi fin structures. To avoid all these drawbacks, we have used deposited silicide in place of salicide process. As shown in Fig. 12 , increase in Tsilicide not only resulted in decrease in the resistance of V-plane but also decreases the extra series resistance of epi region faced by 270 VOLUME 4, NO. 5, SEPTEMBER 2016 as representative element. In this simulation we have taken NWFETs with DNW = 7nm and NSD = 1e19cm -3 . As it is shown in Fig. 16 , the increase in Tsilicide reduces the propagation delay of the inverter, thus making this a feasible solution for reducing series resistance for NWs that are located lower in the stack. However, increase in Tsilicide may have impact on channel stress, especially considering the necessity of local stressors in such short-channel devices.
IV. CONCLUSION
Vertical stacking of nanowires gives rise to the issue of nanowire stack position dependent drain current. Our results show that the reason behind this behavior is the increase in series resistance for the nanowires that are vertically far from the CA. This causes degradation in drain current through the device. Furthermore, it could be a reliability concern as the top nanowire may become weak spot as the device ages. We came up with the idea of upscaling diameter of lower nanowires with respect to the upper nanowires in the stack. We have shown that by increasing the diameter of lower nanowires by 5-10% for NFET and 10-40% for PFET with respect to upper nanowires depending on NSD, this problem can be fixed. But this upscaling of lower nanowire diameter is seen to lead to decrease in V t , which would eventually lead to higher standby leakage through the device. Consequently, we propose to increase depth of the S/D trench silicide. Our results show that the issue of nanowire stack position dependent drain current can be resolved by increasing silicide thickness without compromising V t or parasitic capacitance of the device. Also, increasing the silicide thickness to 40nm can reduce the propagation delay of the inverter by 27%. However, increase in silicide thickness may interfere with channel stress imparted by local stressors and caution is advised.
